



40V Dual N-Channel Enhancement Mode MOSFET

Voltage

40 V

Current

45 A

Features


- $R_{DS(ON)}$, $V_{GS}@10V$, $I_D@15A<8m\Omega$
- $R_{DS(ON)}$, $V_{GS}@4.5V$, $I_D@8A<10.5m\Omega$
- High switching speed
- Improved dv/dt capability
- Low reverse transfer capacitance
- Lead free in compliance with EU RoHS 2.0
- Green molding compound as per IEC 61249 standard

Mechanical Data

• Case: DFN5060B-8L Package

• Terminals : Solderable per MIL-STD-750, Method 2026

• Approx. Weight: 0.0035 ounces, 0.092 grams



Maximum Ratings and Thermal Characteristics (T_A=25 °C unless otherwise noted)

PARAMETER		SYMBOL	LIMIT	UNITS	
Drain-Source Voltage		V _{DS}	40	V	
Gate-Source Voltage		V_{GS}	<u>+</u> 20	V	
Continuous Drain Current (Note 4)	T _C =25°C	l _D	45		
	T _C =100°C		28	Α	
Pulsed Drain Current (Note 1)	T _C =25°C	I _{DM}	180		
Power Dissipation	T _C =25°C	Po	32	101	
	T _C =100°C		12	W	
Continuous Drain Current (Note 4)	T _A =25°C	I _D	10	Α	
	T _A =70°C		8		
Power Dissipation	T _A =25°C	Po	1.7	W	
	T _A =70°C		1.1		
Single Pulse Avalanche Energy (Note 6)		E _{AS}	80	mJ	
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55~150	°C	
Typical Thermal Resistance (Note 4,5)	Junction to Case	$R_{ heta JC}$	3.9	°C/W	
	Junction to Ambient	$R_{\theta JA}$	73.5		

Limited only By Maximum Junction Temperature

October 18,2017-REV.00 Page 1





Electrical Characteristics (T_A=25 °C unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS	
Static							
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250uA	40	-	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	V _{DS} =V _{GS} , I _D =250uA	1	1.61	2.5		
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =15A	-	6.5	8	mΩ	
Drain-Source On-State Resistance	R _{DS(on)}	V_{GS} =4.5V, I_{D} =8A	-	8	10.5		
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =40V, V _{GS} =0V	-	-	1	uA	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20V$, $V_{DS}=0V$	-	-	<u>+</u> 100	nA	
Dynamic (Note 7)							
Total Gate Charge	Q_g	V _{DS} =20V, I _D =10A, V _{GS} =4.5V (Note 1,2)	-	17	-	nC	
Gate-Source Charge	Q_gs		-	4.9	-		
Gate-Drain Charge	Q_{gd}		-	6.4	-		
Input Capacitance	Ciss	V _{DS} =25V, V _{GS} =0V, f=1MHZ	-	1759	-	pF	
Output Capacitance	Coss		-	176	-		
Reverse Transfer Capacitance	Crss	I=IIVIIIZ	-	126	-		
Turn-On Delay Time	td _(on)	\/ 45\/ 45	-	11	-		
Turn-On Rise Time	t _r	V_{DD} =15V, I_{D} =1A, V_{GS} =10V, R_{G} =6 Ω (Note 1,2)	-	21	-	ns	
Turn-Off Delay Time	td _(off)		-	40	-		
Turn-Off Fall Time	t _f		-	25	-		
Drain-Source Diode							
Maximum Continuous Drain-Source	ı				45	А	
Diode Forward Current	I _S		-	-	40	A	
Diode Forward Voltage	V_{SD}	I _S =1A, V _{GS} =0V	-	0.7	1	V	

NOTES:

- 1. Pulse width<a>300us, Duty cycle<a>2%.
- 2. Essentially independent of operating temperature typical characteristics.
- 3. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150°C. Ratings are based on low frequency and duty cycles to keep initial T_J =25°C.
- 4. The maximum current rating is package limited.
- 5. Rejah is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Mounted on a 1 inch² with 2oz.square pad of copper.
- 6. The test condition is L=0.1mH, I_{AS} =40A, V_{DD} =25V, V_{GS} =10V, Starting T_J =25°C.
- 7. Guaranteed by design, not subject to production testing.

October 18,2017-REV.00 Page 2





TYPICAL CHARACTERISTIC CURVES




Fig.1 Output Characteristics




Fig.2 Transfer Characteristics




Fig.3 On-Resistance vs. Drain Current






Fig.4 On-Resistance vs. Junction temperature







October 18,2017-REV.00





TYPICAL CHARACTERISTIC CURVES




Fig.7 Gate-Charge Characteristics




Fig.8 Breakdown Voltage Variation vs. Temperature




Fig.9 Threshold Voltage Variation with Temperature




Fig.10 Capacitance vs. Drain-Source Voltage




Fig.11 Maximum Safe Operating Area




Fig.12 Normalized Transient Thermal Impedance

October 18,2017-REV.00 Page 4







Part No Packing Code Version

Part No Packing Code	Package Type	Packing Type	Marking	Version	
PJQ5844_R2_00001	DFN5060B-8L	3000pcs / 13" reel	Q5844	Halogen free	

Packaging Information & Mounting Pad Layout









Disclaimer

- Reproducing and modifying information of the document is prohibited without permission from Panjit International Inc..
- Panjit International Inc. reserves the rights to make changes of the content herein the document anytime without notification. Please refer to our website for the latest document.
- Panjit International Inc. disclaims any and all liability arising out of the application or use of any product including damages incidentally and consequentially occurred.
- Panjit International Inc. does not assume any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.
- Applications shown on the herein document are examples of standard use and operation. Customers are
 responsible in comprehending the suitable use in particular applications. Panjit International Inc. makes no
 representation or warranty that such applications will be suitable for the specified use without further testing or
 modification.
- The products shown herein are not designed and authorized for equipments requiring high level of reliability or relating to human life and for any applications concerning life-saving or life-sustaining, such as medical instruments, transportation equipment, aerospace machinery et cetera. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Panjit International Inc. for any damages resulting from such improper use or sale.
- Since Panjit uses lot number as the tracking base, please provide the lot number for tracking when complaining.

October 18,2017-REV.00 Page 6