

25V N-Channel Enhancement Mode MOSFET

Voltage

25 V

Current

550 A

Features


- RDS(ON), VGS@10V, ID@20A<0.59m Ω
- RDS(ON), VGS@4.5V, ID@20A<0.94m Ω
- Excellent FOM
- Logic Level Drive
- AEC-Q101 qualified
- Lead free in compliance with EU RoHS 2.0
- Green molding compound as per IEC 61249 standard

Mechanical Data

• Case: DFN5060XC-8L Package

• Terminals : Solderable per MIL-STD-750, Method 2026

• Approx. Weight: 0.098 grams



Maximum Ratings and Thermal Characteristics (T_A=25°C unless otherwise noted)

PARAMETER		SYMBOL	LIMIT	UNITS	
Drain-Source Voltage		V _{DS}	25	V	
Gate-Source Voltage		V _{GS}	±20	\ \	
Continuous Drain Current(Note 3)	T _C =25°C		550		
	T _C =100°C	I _D	389	А	
Pulsed Drain Current(Note 1)	T _C =25°C	I _{DM}	990		
Power Dissipation	T _C =25°C	PD	268	W	
	T _C =100°C	PD	134		
Continuous Drain Current(Note 4)	T _A =25°C	,	65	А	
	T _A =70°C	I _D	55		
Power Dissipation	T _A =25°C	Do	3.8	W	
	T _A =70°C	PD	2.6		
Single Pulse Avalanche Current ^(Note 6)		IAS	32	Α	
Single Pulse Avalanche Energy(Note 6)		Eas	378	mJ	
Operating Junction and Storage Temperature Range		T _J ,T _{STG}	-55~175	°C	
Thermal Resistance	Junction to Case	R _{0JC}	0.56	°C/W	
	Junction to Ambient	R ₀ JA ^(Note 4)	40		
	Junction to Ambient	R ₀ JA ^(Note 5)	26 ^(Typ.)		



Electrical Characteristics (T_A=25°C unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS	
Static							
Drain-Source Breakdown Voltage	BV _{DSS}	BV _{DSS} V _{GS} =0V, I _D =250uA 25		-	-	V	
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250uA	1.2	1.6	2.2	V	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =20A	-	0.47	0.59	mΩ	
		V _{GS} =4.5V, I _D =20A	-	0.72	0.94		
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =25V, V _{GS} =0V	-	-	1	uA	
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA	
Dynamic ^(Note 6)							
Total Gate Charge	Q_g	V _{DS} =20V, I _D =20A,	-	122	160		
Gate-Source Charge	Q_{gs}		ı	14.5	-	nC	
Gate-Drain Charge	Q_{gd}	V _{GS} =10V	-	24	-		
Input Capacitance	Ciss		-	7437	9700	pF	
Output Capacitance	Coss	V _{DS} =20V, V _{GS} =0V,	-	2980	3880		
Reverse Transfer Capacitance	Crss	f=1MHz	-	161	250		
Gate resistance	Rg	f=1MHz	-	3.3	-	Ω	
Turn-On Delay Time	td _(on)	\/ 00\/ L 00A	-	12	-		
Turn-On Rise Time	tr	V _{DS} =20V, I _D =20A,	-	27	-		
Turn-Off Delay Time	td(off)	$V_{GS}=10V, R_{G}=3\Omega$	-	129	-	ns	
Turn-Off Fall Time	tf	(NOTE 2)	-	84	-		
Drain-Source Diode							
Diode Forward Current	Is	T _C =25°C	-	-	302	A	
Pulsed Diode Forward Current	I _{SM}	(Package Limit)	-	-	990		
Diode Forward Voltage	V _{SD}	Is=20A, V _{GS} =0V	-	0.73	1.3	V	
Reverse Recovery Time	Trr	V _{DD} =20V, V _{GS} =0V,	-	72	-	ns	
Reverse Recovery Charge	Qrr	I _S =20A,dI _S /dt=100A/us	-	82	-	nC	

NOTES:

- 1. Pulse width<100us, Duty cycle<2%.
- 2. Essentially independent of operating temperature typical characteristics.
- 3. Chip capability with an R_{BJC}=0.56°C/W, Pakage limited 120A.
- 4. R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Mounted on a 1 inch² with 2oz.square pad of copper.
- 5. Device on 2s2p FR4 PCB defined in accordance with JEDEC standards (JESD51-5,-7) PCB is vertical in still air.
- 6. Eas is calculated based on the condition of L=1mH, Ias=27.5A, V_{DD}=30V, V_{GS}=10V. 100% test at L=0.5mH, Ias=32A in production.
- 7. Guaranteed by design, not subject to production testing.



TYPICAL CHARACTERISTIC CURVES




Fig.1 On-Region Characteristics




Fig.2 Transfer Characteristics




Fig.3 On-Resistance vs. Drain Current






Fig.4 On-Resistance vs. Junction temperature







TYPICAL CHARACTERISTIC CURVES




Fig.7 Gate-Charge Characteristics




Fig.8 Breakdown Voltage Variation vs. Temperature




Fig.9 Threshold Voltage Variation with Temperature




Fig.10 Capacitance vs. Drain-Source Voltage




Fig.11 Maximum Safe Operating Area





Fig.12 Normalized Transient Thermal Impedance




Product and Packing Information

Part No.	Package Type	Packing Type	Marking	
PJQ5512S6C-AU	DFN5060XC-8L	3K pcs / 13" reel	5512S6C	

Packaging Information & Mounting Pad Layout







Disclaimer

- Reproducing and modifying information of the document is prohibited without permission from Panjit International Inc..
- Panjit International Inc. reserves the rights to make changes of the content herein the document follow PCN procedure. Please refer to our website for the latest document.
- Panjit International Inc. disclaims any and all liability arising out of the application or use of any product including damages incidentally and consequentially occurred.
- Panjit International Inc. does not assume any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.
- Applications shown on the herein document are examples of standard use and operation. Customers are
 responsible in comprehending the suitable use in particular applications. Panjit International Inc. makes no
 representation or warranty that such applications will be suitable for the specified use without further testing or
 modification.
- The products shown herein are not designed and authorized for equipments relating to human life and for any applications concerning life-saving or life-sustaining, such as medical instruments, aerospace machinery et cetera. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Panjit International Inc. for any damages resulting from such improper use or sale.
- Since Panjit uses lot number as the tracking base, please provide the lot number for tracking when complaining.